

GENERAL DESCRIPTION

The DS1307 serial real-time clock (RTC) is a low-power, full binary-coded decimal (BCD) clock/calendar plus 56 bytes of NV SRAM. Address and data are transferred serially through an I^2C^* , bidirectional bus. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The end of the month date is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator. The DS1307 has a built-in power-sense circuit that detects power failures and automatically switches to the battery supply.

FEATURES

- Real-Time Clock (RTC) Counts Seconds, Minutes, Hours, Date of the Month, Month, Day of the week, and Year with Leap-Year Compensation Valid Up to 2100
- 56-Byte, Battery-Backed, Nonvolatile (NV) RAM for Data Storage
- I²C Serial Interface
- Programmable Square-Wave Output Signal
- Automatic Power-Fail Detect and Switch Circuitry
- Consumes Less than 500nA in Battery Backup Mode with Oscillator Running
- Optional Industrial Temperature Range: -40 to +85
- Available in 8-Pin Plastic DIP or SO
- Underwriters Laboratory (UL) Recognized

Typical operating circuit and Pin Configurations appear at end of data sheet.

PART	TEMP RANGE	VOLTAGE(V)	PIN-PACKAGE	TOP MARK*
DS1307	0 to +70	5.0	8 PDIP (300 mils)	DS1307
DS1307+	0 to +70	5.0	8 PDIP (300 mils)	DS1307
DS1307N	-40 to +85	5.0	8 PDIP (300 mils)	DS1307
DS1307Z	0 to +70	5.0	8 SO (150 mils)	DS1307
DS1307Z+	0 to +70	5.0	8 SO (150 mils)	DS1307
DS1307ZN	-40 to +85	5.0	8 SO (150 mils)	DS1307N
DS1307ZN+	-40 to +85	5.0	8 SO (150 mils)	DS1307N
DS1307Z/T&R	0 to +70	5.0	8 SO (150 mils) Tape and Reel	DS1307
DS1307Z+T&R	0 to +70	5.0	8 SO (150 mils) Tape and Reel	DS1307
DS1307ZN/T&R	-40 to +85	5.0	8 SO (150 mils) Tape and Reel	DS1307N
DS1307ZN+T&R	-40 to +85	5.0	8 SO (150 mils) Tape and Reel	DS1307N

ORDERING INFORMATION

+Denotes a lead-free/RoHS-compliant device.

*A "+" anywhere on the top mark indicates a lead-free device. An "N" on the lower left corner of the top mark indicates an industrial temperature grade device.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground0.5V to +7.0V				
Operating Temperature Range (Noncondensing)				
Commercial		to +70		
Industrial		to +85		
Storage Temperature Range	55	to +125		
Soldering Temperature (DIP, leads)	+260	for 10 seconds		
Soldering Temperature (surface mount)	See JPC/JEDEC Stand	ard J-STD-020A		



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A=0 to +70 , T_A =-40 to +85 .) (Notes 1,2)

PARAMTER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Voltage	Vcc		4.5	5.0	5.5	V
Logic 1 Input	VIH		2.2		Vcc+0.3	V
Logic 0 Input	VIL		-0.3		+0.8	V
V _{BAT} Battery Voltage	V _{BAT}		2.0	3	3.5	V

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 4.5V \text{ to } 5.5V; T_A=0 \text{ to } +70 \text{ , } T_A=-40 \text{ to } +85 \text{ .)} (Notes 1,2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
Input Leakage (SCL)	ILI		-1		1	μA
I/O Leakage (SDA, SQW/OUT)	ILO		-1		1	μA
Logic 0 Output (I _{OL} =5mA)	V _{OL}				0.4	V
Active Supply Current	I _{CCA}				1.5	mA
(f _{SCL} =100kHz)						
Standby Current	I _{CCS}	(Note 3)			200	μA
V _{BAT} Leakage Current	I _{BATLKG}			5	50	nA
Power-Fail Voltage (V _{BAT} =3.0V)	V _{PF}		1.216x	1.25x	1.28x	V
			V _{BAT}	V_{BAT}	V_{BAT}	

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 0V, V_{BAT} = 3.0V; T_A=0$ to +70 , $T_A=-40$ to +85 .) (Notes 1,2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{BAT} Current (OSC ON); SQW/OUT OFF	I _{BAT1}			300	500	nA
V _{BAT} Current (OSC ON); SQW/OUT ON(32kHz)	I _{BAT2}			480	800	nA
V _{BAT} Data-Retention Current (Oscillator Off)	I _{BATDR}			10	100	nA



AC ELECTRICAL CHARACTERISTICS

(Vcc=4.5V to 5.5V; T_A=0 to +70 , T_A=-40 to +85) (Notes 1,2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	f _{SCL}		0		100	kHz
Bus Free Time Between a STOP and	t _{BUF}		4.7			μs
START Condition						
Hold Time (Repeated) START Condition	t _{HD:STA}	(Note 4)	4.0			μs
LOW Period of SCL Clock	t _{LOW}		4.7			μs
HIGH Period of SCL Clock	t _{HIGH}		4.0			μs
Setup Time for a Repeated START	t _{su:sta}		4.7			μs
Condition						
Data Hold Time	t _{HD:DAT}		0			μs
Data Setup Time	t _{SU:DAT}	(Notes 5, 6)	250			ns
Rise Time of Both SDA and SCL	t _R				1000	ns
Signals						
Fall Time of Bath SDA and SCL Signals	t _F				300	ns
Setup Time for STOP Condition	tsu:sto		4.7			μs

CAPACITANCE

(T_A=+25)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Pin Capacitance (SDA, SCL)	C _{I/O}				10	pF
Capacitance Load for Each Bus Line	C _B	(Note 7)			400	pF

Note 1: All voltages are referenced to ground.

Note 2: Limits at -40 are guaranteed by design and are not production tested.

Note 3: I_{CCS} specified with Vcc =5.0V and SDA, SCL=5.0V.

Note 4: After this period, the first clock pulse is generated.

Note 5:A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the $V_{IH(MIN)}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 6: The maximum $t_{HD:DAT}$ only has to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.

Note 7: C_B-total capacitance of one bus line in pF.



TIMING DIAGRAM







Figure 1. Block Diagram






TYPICAL OPERATING CHARACTERISTICS







SQW/OUT vs. Supply Voltage 32769 32768.9 32768.8 32768.7 £ 32768.6 ACNEINO 32768.5 32768.3 32768.2 32768.1 32768 2.5 30 5.0 5.5 20 45 35 40 Supply (V)

1750

-40

-20

0

20

TEMPERATURE ("C)

60

40

80

SQM off



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	X1	Connections for standard 32.768 kHz Quartz Crystal. The internal oscillator circuitry is designed
2	X2	 for operation with a crystal having a specified load capacitance (C_L) of 12.5pF. X1 is the input to the oscillator and can optionally be connected to an external 32.768kHz oscillator. The output of the internal oscillator, X2, is floated if an external oscillator is connected to X1. Note: For more information on crystal selection and crystal layout considerations, refer to Application Note58: Crystal Considerations with ARTSCHIP Real-Time Clocks.
3	V _{BAT}	 Backup Supply Input for Any Standard 3V Lithium Cell or Other Energy Source. Battery voltage must be held between the minimum and maximum limits for proper operation. Diodes in series between the battery and the V_{BAT} pin may prevent proper operation. If a backup supply is not required, V_{BAT} must be grounded. The nominal power-fail trip point (V_{PF}) voltage at which access to the RTC and user RAM is denied is set by the internal circuitry as 1.25 x V_{BAT} nominal. A lithium battery with 48m Ahr or greater will back up the DS1307 for more than 10 years in the absence of power at +25 UL recognized to ensure against reverse charging current when used with a lithium battery.
4	GND	Ground
5	SDA	Serial Data Input/Output. SDA is the data input/Output for the I ² C serial interface. The SDA pin is open drain and requires an external pullup resistor.
6	SCL	Serial Clock Input. SCL is the clock input for the I ² C interface and is used to synchronize data movement on the serial interface.
7	SWQ/OUT	Square Wave/Output Driver. When enabled, the SQWE bit set to 1, the SQW/OUT pin outputs one of four square-wave frequencies (1Hz, 4kHz, 8kHz, 32kHz). The SQW/OUT pin is open drain and requires an external pullup resistor. SQW/OUT operates with either Vcc or V_{BAT} applied.
8	Vcc	Primary Power Supply. When voltage is applied within normal limits, the device is fully accessible and data can be written and read. When a backup supply is connected to the device and Vcc is below V_{TP} , read and writes are inhibited. However, the timekeeping function continues unaffected by the lower input voltage.

DETAILED DESCRIPTION

The DS1307 is a low-power clock/calendar with 56 bytes of battery-backed SRAM. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The DS1307 operates as a slave device on the I^2C bus. Access is obtained by implementing a START condition and providing a device identification code followed by a register address. Subsequent registers can be accessed sequentially until a STOP condition is executed. When Vcc falls below 1.25 x V_{BAT}, the device terminates an access in progress and resets the device address counter. Inputs to the device will not be recognized at this time to prevent erroneous data from being written to the device from an out-of-tolerance system. When Vcc falls below V_{BAT}, the device switches into a low-current battery-backup mode. Upon power-up, the device switches from battery to Vcc when Vcc is greater than V_{BAT} +0.2V and recognizes inputs when Vcc is greater than 1.25 x V_{BAT}. The block diagram in Figure 1 shows the main elements of the serial RTC.

OSCILLATOR CIRCUIT

The DS1307 uses an external 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. Table 1 specifies several crystal parameters for the external crystal. Figure 3 shows a functional schematic of the oscillator circuit. If using a crystal with the specified characteristics, the startup time is usually less than one second.



CLOCK ACCURACY

The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load of which the crystal was trimmed. Additional error will be added by crystal frequency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit may result in the clock running fast. Refer to Application Note 58: Crystal Considerations with ARTSCHIP Real-Time Clocks for detailed information.


Table 1. Crystal specifications *

PARAMETER	SYMBOL	MIN	ΤΥΡ	MAX	UNITS
Nominal Frequency	Fo		32.768		kHz
Series Resistance	ESR			45	kΩ
Load Capacitance	CL		12.5		pF


*The crystal, traces, and crystal input pins should be isolated from RF generating signals, Refer to


Application Note 58: Crystal Considerations for ARTSCHIP Real-Time Clocks for additional specifications.

Figure 2 . Recommended Layout for Crystal



NOTE: AVOID ROUTING SIGNAL LINES IN THE CROSSHATCHED AREA (UPPER LEFT QUADRANT) OF THE PACKAGE UNLESS THERE IS A GROUND PLANE BETWEEN THE SIGNAL LINE AND THE DEVICE PACKAGE.





RTC AND RAM ADDRESS MAP

Table 2 shows the address map for the DS1307 RTC and RAM registers. The RTC registers are located in address locations 00h to 07h. The RAM registers are located in address locations 08h to 3Fh. During a multibyte access, when the address pointer reaches 3Fh, the end of RAM space, it wraps around to location 00th , the beginning of the clock space.

CLOCK AND CALENDAR

The time and calendar information is obtained by reading the appropriate register bytes. Table 2 shows the RTC registers. The time and calendar are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the BCD format. The day-of-week register increments at midnight. Values that correspond to the day of week are user-defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on.) illogical time and date entries result in undefined operation. Bit 7 of Register 0 is the clock halt (CH) bit. When this bit is set to 1, the oscillator is disabled. When cleared to 0, the oscillator is enabled.



Please note that the initial power-on state of all registers is not defined. Therefore, it is important to enable the oscillator

(CH bit=0) during initial configuration.

The DS1307 can be run in either 12-hour or 24-hour mode. Bit 6 of the hours register is defined as the 12-hour or 24-hour mode-select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20 to 23 hours). The hours value must be re-entered whenever the 12/24-hour mode bit is changed.

When reading or writing the time and date registers, secondary (user) buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the user buffers are synchronized to the internal registers on any I^2C START. The time information is read from these secondary registers while the clock continues to run. This eliminates the need to re-read the registers in case the internal registers update during a read. The divider chain is reset whenever the seconds register is written. Write transfers occur on the I^2C acknowledge from the DS1307. Once the divider chain is reset, to avoid rollover issues, the remaining time and date registers must be written within one second.

Table 2. Timekeeper Registers

ADDRESS	Bit7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Function	RANGE
00H	СН	10 Second	ds		Second	ls			Seconds	00-59
01H	0	10 Minute	S		Minutes	5			Minutes	00-59
02H	0	12	10 Hour	10 Hour	Hours				Hours	1-12
		24	PM/AM							+AM/PM
										00-23
03H	0	0	0	0	0	DAY			Day	01-07
04H	0	0	10 Date		Date				Date	01-31
05H	0	0	0	10 Month	Month				Month	01-12
06H	10 Year				Year				Year	00-99
07H	OUT	0	0	SQWE	0	0	RS1	RS0	Control	-
08H-3FH									RAM 56 X8	00H-FFH

0=Always reads back as 0.

CONTROL REGISTER

The DS1307 control register is used to control the operation of the SQW/OUT pin.

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OUT	0	0	SQWE	0	0	RS1	RS0

Bit 7: Output Control (OUT). This bit controls the output level of the SQW/OUT pin when the square wave output is disabled. If SQWE=0, the logic level on the SQW/OUT pin is 1 if OUT=1 and is 0 if OUT =0.

Bit 4: Square – Wave Enable (SQWE). This bit, when set to logic 1, enables the oscillator output. The frequency of the square-wave output depends upon the value of the RSO and RS1 bits. With the square-wave output set to 1Hz, the clock registers update on the falling edge of the square wave.

Bits 1, 0: Rate Select (RS1, RS0). These bits control the frequency of the square-wave output when the square-wave output has been enabled. The following table lists the square-wave frequencies that can be selected with the RS bits.

RS1	RS0	SQUARE-WAVE	
		OUTPUT FREQUENCY	
0	0	1Hz	
0	1	4.096kHz	
1	0	8.192kHz	
1	1	32.768kHz	



I²C DATA BUS

The DS1307 supports the I^2C protocol. A device that sends data onto to bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a mater. The devices that are controlled by the master are referred to as slaves. The bus must be controlled by a master are referred to as slaves. The bus must be controlled by a master are referred to as slaves. The bus must be controlled by a master are referred to as slaves. The bus must be controlled by a master are referred to as slaves. The bus must be controlled by a master are referred to as slaves. The bus must be controlled by a master are referred to as slaves. The bus must be controlled by a master device that generates the serial clock (SCL), Controls the bus access, and generates the START and STOP conditions. The DS1307 operates as a slave on the I^2C bus.

Figure 4,5, and 6 detail how data is transferred on the I²C bus.

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy: Both data and clock lines remain HIGH.

Start data transfer: A change in the state of the data line, from High to LOW, while the clock is HIGH, defines a START condition.

Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.


Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit. Within the 2-wire bus specifications a standard mode (100kHz clock rate) and a fast mode (400kHz clock rate) are defined. The DS1307 operates in the standard mode (100kHz) only.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable Low during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating and acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.



Figure 4. Data Transfer on I²C Serial Bus



Depending upon the state of the $R\overline{M}$ bit, two types of data transfer are possible:

- 1. Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.
- 2. Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. This is followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned.


The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released. Data is transferred with the most significant bit (MSB) first.

The DS1307 may operate in the following two modes:

1. Slave Receiver Mode (Write Mode): Serial data and clock are received through SDA and SCL. After each byte is received an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Hardware performs address recognition after reception of the slave address and direction bit (see Figure 5). The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit DS1307 address, which is 1101000, followed by the direction bit (R^{MW}), which for a write is 0. After receiving and decoding the slave address byte, the DS1307 outputs an acknowledge on SDA. After the DS1307 acknowledges the slave address + write bit, the master transmits a word address to the DS1307. This sets the register pointer on the DS1307, with the DS1307 acknowledging the transfer. The master can then transmit zero or more bytes of data with the DS1307 acknowledging each byte received. The register pointer automatically increments after each data byte are written. The master will generate a STOP condition to terminate the data write.




Figure 5. Data Write-Slave Receiver Mode




2. Slave Transmitter Mode (Read Mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. The ds1307 transmits serial data on SDA while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer (see Figure 6). The slave address byte is the first byte received after the START condition is generated by the master. The slave address byte contains the 7-bit DS1307 address, which is 1101000, followed by the direction bit (RW), which is 1 for a read. After receiving and decoding the slave address the DS1307 outputs an acknowledge on SDA. The DS1307 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The register pointer automatically increments after each byte are read. The DS1307 must receive a Not Acknowledge to end a read.

Figure 6. Data Read-Slave Transmitter Mode






TYPICAL OPERATING CIRCUIT






PIN CONFIGURATIONS

TOP VIEW




PDIP (300 mils)




SO (150 mils)

PACKAGE INFORMATION

REVISIONS					
LTR	DESCRIPTION	DATE	APPRCMD		
А	NEW DRAWING	12/01			






	8-PIN		
	MIN	MAX	
А	-	0.170	
A1	0.015	-	
A2	0.115	0.195	
b	0.015	0.022	
С	0.008	0.012	
D	0.360	0.380	
E	0.300	0.325	
E1	0.240	0.260	
е	0.090	0.110	
L	0.125	0.135	
еВ	-	0430	

ALL DIMENSIONS ARE IN INCHES



PACKAGE INFORMATION (continued)



REVISIONS				
LTR	DESCRIPTION	DATE	APPRCMD	
А	NEW DRAWING	2/95	J.W.	
В	UPDATE			
	DIMENSIONS			



PKG		8 PIN		14 PIN		16 PIN	
LTR		MIN	MAX	MIN	MAX	MIN	MAX
А	IN.	0.053	0.069	0.053	0.069	0.053	0.069
	MM	1.35	1.75	1.35	1.75	1.35	1.75
A1	IN.	0.004	0.010	0.004	0.010	0.004	0.010
	MM	0.10	0.25	0.10	0.25	0.10	0.25
A2	IN.	0.048	0.062	0.048	0.062	0.048	0.062
	MM	1.22	1.57	1.22	1.57	1.22	1.57
b	IN.	0.012	0.020	0.012	0.020	0.012	0.020
	MM	0.030	0.51	0.30	0.51	0.30	0.51
с	IN.	0.007	0.011	0.007	0.011	0.007	0.011
	MM	0.18	0.28	0.18	0.28	0.18	0.28
D	IN.	0.188	0.196	0.337	0.344	0.386	0.393
	MM	4.78	4.98	8.56	8.74	9.80	9.98
	IN.	0.050 BSC		0.050 BSC		0.050 BSC	
e MM		1.27 BSC		1.27 BSC		1.27 BSC	
E1	IN.	0.150	0.158	0.150	0.158	0.150	0.158
	MM	3.81	4.01	3.81	4.01	3.81	4.01
н	IN.	0.230	0.244	0.230	0.244	0.230	0.244
	MM	5.84	6.20	5.84	6.20	5.84	6.20
L	IN.	0.016	0.050	0.016	0.050	0.016	0.050
	MM	0.41	1.27	0.41	1.27	0.41	1.27
		0*	8 [*]	0 [*]	8 [*]	0 [*]	8 [*]

THE CHAMFER ON THE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A TERMINAL 1 IDENTIFIER MUST BE POSITIONED SO THAT 1/2 OR MORE OF IT'S AREA IS CONTAINED IN THE HATCHED ZONE.